<u>Divisional</u> patent application of 10/242,415 3 Docket No. 283579/01DIV NEC.250DIV

AMENDMENTS TO THE CLAIMS:

Please cancel claims 1-10 without prejudice or disclaimer, and amend the claims as follows:

1.-10. (Canceled)

11. (New) A method for monitoring a main-clock generated by a main-microcomputer and a sub-clock, said sub-clock containing a smaller number of clock pulses than those of said main-clock, said method comprising:

initializing said main-microcomputer at a time point during a specific period of time beginning when it is detected that said main-microcomputer has stopped supply of said main-clock; and

when it is not confirmed that said main-microcomputer resumes supply of said mainclock during said specific period of time, outputting a switch signal to allow switching from said main-clock to said sub-clock.

12. (New) The method according to claim 11, wherein said initializing is done by issuing an initializing signal synchronized with a fall of a clock pulse of said sub-clock, said clock pulse of said sub-clock occurring immediately after said detection that said main-microcomputer has stopped supply of said main-clock.

<u>Divisional</u> patent application of 10/242,415 4

Docket No. 283579/01DIV

NEC.250DIV

13. (New) The method according to claim 11, wherein said specific period of time is determined by beginning to count a predetermined number of clock pulses of said sub-clock after said initializing signal is issued.

14. (New) The method according to claim 11, further comprising:

after outputting said switch signal, when it is detected that said sub-clock is not supplied any more, issuing a flag signal indicative that both said main-clock and sub-clock are not supplied any more.

- 15. (New) A clock monitoring method, comprising:
- (a) counting clock pulses of a main-clock generated by a main-microcomputer to determine a first clock count indicative of how many clock pulses of said main-clock have been counted during a predetermined period of time;
- (b) when said first clock count has reached a first threshold, determining said main-microcomputer is in normal operation;
- (c) when said first clock count has not reached said first threshold, upon completion of said determination of said first clock count, resetting said main-clock by issuing a reset signal synchronized with a fall of a clock pulse of a sub-clock and immediately occurring after said completion of said determination of said first clock count, said sub-clock containing a smaller number of clock pulses than those of said main-clock, and simultaneously, counting clock pulses of said sub-clock after said completion of said determination of said first clock count to determine a second clock count indicative of how many clock pulses of said sub-clock have been counted after resetting said main-clock;

<u>Divisional</u> patent application of 10/242,415 5

Docket No. 283579/01DIV

NEC.250DIV

(d) when said first clock count has not reached said first threshold and said main-

microcomputer is restored before said second clock count reaches a second threshold,

determining said main-microcomputer has been restored to normal operations; and

(e) when said first clock count has not reached said first threshold and said main-

microcomputer is not restored before said second clock count reaches said second threshold,

outputting a switch signal to allow switching from said main-clock to said sub-clock.

16. (New) The method according to claim 15, further comprising after the step (e), when

said sub-clock is not supplied any more, issuing a first flag signal indicative that both said

main-clock and sub-clock are not supplied any more.

17. (New) The method according to claim 15, wherein the step (b) further comprises:

issuing a second flag signal indicating said main-microcomputer is in normal

operation.

18. (New) The clock monitoring method according to claim 17, wherein the step (c)

further comprises:

issuing a third flag signal having outputs corresponding to high and low levels of said

second flag signal.

19. (New) The method according to claim 18, wherein said second count is determined

by counting clock pulses of an output signal beginning when said reset signal is issued, said

output signal being created by calculating a logical sum of said sub-clock and said third flag

signal.

<u>Divisional</u> patent application of 10/242,415 6

Docket No. 283579/01DIV

NEC.250DIV

20. (New) The method according to claim 18, wherein the step (b) further comprises:

setting said second clock count to be zero using a fourth flag signal created by

delaying said third flag signal by a predetermined period to produce a new flag signal and

then inverting said new flag signal.

21. (New) The method according to claim 20, wherein said first flag signal is created so

that said sub-clock is delayed a predetermined period to produce a first delay signal, said first

delay signal is delayed a predetermined period to produce a second delay signal, an exclusive

- OR of said sub-clock and said first and second delay signals is calculated, and said first flag

signal is determined by computing a logical product of said exclusive - OR and said fourth

flag signal.

22. (New) A method of changing a clock signal from a main-clock supplied by a data

processor to a sub-clock, comprising:

monitoring said main-clock to detect that said main-clock has stopped;

initializing said data processor to attempt to restore said main-clock; and

allowing said sub-clock to be supplied instead of said main-clock when said main-

clock is not restored.